We present a circuit architecture for compact analog VLSI implementation of the Izhikevich neuron model, which efficiently describes a wide variety of neuron spiking and bursting dynamics using two state variables and four adjustable parameters. Log-domain circuit design utilizing MOS transistors in subthreshold results in high energy efficiency, with less than 1pJ of energy consumed per spike. We also discuss the effects of parameter variations on the dynamics of the equations, and present simulation results that replicate several types of neural dynamics. The low power operation and compact analog VLSI realization make the architecture suitable for human-machine interface applications in neural prostheses and implantable bioelectronics, as well as large-scale neural emulation tools for computational neuroscience.
Introduction
Mathematical modeling of neural dynamics has been an invaluable tool in analyzing the behavior of neurons since its introduction by Hodgkin and Huxley more than fifty years ago [1] . Analog VLSI implementations of the Hodgkin-Huxley neuron formalization [2] , while able to emulate a wide variety of neuron behaviors, also require a complex implementation and a large number of model parameters. essence of integrate-and-fire dynamics at the cost of reduced ability to emulate a wide variety of neuron behaviors [4] . One model with particularly low implementation complexity and high model fidelity was recently formulated by Izhikevich [5] , which emulates the dynamics of a wide range of neuron types using a compact representation of two state variables and four adjustable parameters. The various neuronal dynamics that this model can re-create are shown in Fig 1. A recent paper [7] utilizes the voltage mode approach to implement the Izhikevich simple neuron model and has a high power consumption.
We present the design and analysis of a current mode subthreshold MOSFET implementation of the simple model. The current mode approach has been proven to be low power, compact and relatively easy when compared to the voltage mode.
We will refer the interested reader to excellent treatises on the subject [8, 9, 10] and concentrate on the application of this theory to the simple model. The reader is introduced to the simple model in Section 2. Section 3 covers the detailed architecture and design. Closed form solutions are derived for the small signal transient behavior of the circuit. Simulation results are presented along with a discussion of the results in Section 4.
Simple Model
The phase plane of the equations lie in multiple quadrants depending on the mode of operation. This substantially complicates the circuit design by requiring the use of differential circuit topologies to represent both positive and negative state variables. Instead, a translation of the entire phase plane can be made to the first quadrant, simplifying the resulting design without affecting the dynamics of the circuit. The circuit design thus assumes all state variables are positive currents and will never go negative. From an analysis of the nullclines of the system, we can derive an approximate minimum for the membrane voltage to be 90mV which with margin can be assumed to be about 100mV. The a parameter will be assumed to be 0.02 while the b parameter will be set to 0.2. A MATLAB analysis of the original equations shows minimal changes in the dynamics of the circuit for these changes which lie within the typical design tolerances for a subthreshold circuit. Assuming all currents are in pico-Amps to minimize power consumption, we can convert the two state variables (v, u) to currents (I v , I u ) as follows:
where I o = b × 100 For reference, the original Izhikevich equations are shown below (τ = 1ms assumed in the model):
Substituting (1) into (2) and (3),
where a 2 = 0.04, a 1 = 3, a 0 = 40 − b × 100.
Neuron Architecture
The circuit design utilizes a four transistor log domain filter [8] as the building block with MOSFET's biased in the subthreshold region. The drain current for this region of operation, I D is an exponential function of the gate-source voltage V GS :
Figure 2. Accommodation variable (u) circuit
where I 0 is the drain current at V GS = 0, W and L are the channel width and length, V t = kT /q is the thermal voltage (26mV at 300K), and n = 1.2 − 1.4. It can be shown [8] by utilizing the translinear principle and basic MOS subthreshold equations, that the relationship between the various currents for a four transistor log domain filter in Figure 2 is:
Accomodation Variable (u) Circuitry
By inspection, (3) is a first order low pass filter which can be directly implemented using the log domain filter building block with a modification for a reset term (I d and S u ) as shown in Figure 2 .
Comparing (6) and (8), simplifying for I 3 and I 5 and setting a = 0.02, b = 0.2, nV t ≈ 0.03V ,
By choosing the operating speed of the circuit to be a factor of ten faster than real-time, we can minimize the area requirement for the design. We arbitrarily chose the capacitance to be 2 pF which leads to I 3 = 2.4pA, I 5 = 14.4pA.
Membrane Voltage (v) Circuitry
The implementation of (2) is not as straightforward due to the presence of the positive feedback and nonlinear terms. By adding in a positive feedback term using a current mirror consisting of M 4 , M 6 and M 7 , we can achieve the non-linear functionality in (2) as shown in Figure 3 .
Applying the translinear principle for transistors M 1 through M 4 and KCL at node v and some algebraic manipulations to eliminate I 2 and V v from the equations, 
Where the positive feedback ratio m = I 7 /I v can be set by the ratio of the sizes of transistors M 6 and M 7 .
Comparing the above with (5),
(11) Substituting b = 0.2, we get I dc = 20pA. For a design running ten times faster than real time, integer m and minimal currents, the smallest value of I 3 is 25pA for which m = 1, I 5 = 4 I 3 = 100pA, C v = 0.0033 I 3 = 0.083pF.
Comparator and Reset Circuitry
The differential equations are by nature unstable once the membrane voltage exceeds a threshold. This condition results in a sudden increase in the membrane voltage similar to that experienced by the biological equivalent. The potassium influx is modeled by a reset term following the detection of a spike. The equations achieve this effect by forcing the membrane voltage to a reset value and also increment the accommodation variable.
The accommodation variable reset circuit shown in Figure 2 uses charge injection to add charge (proportional to the 'd' value) to the integrating capacitor. This simple circuit does not exactly reproduce the u ← u + d as in the differential equation as the charge added/removed is now a function of the voltage across the capacitor. This effect is quite small however due to the current mode operation where node voltages do not change by large amounts during operation.
The membrane voltage is reset using a switch to a voltage source as shown in Figure 4 . The reset value is 
Simulation Results
The design was simulated using the MOSIS 90nm library. Thick oxide devices were used for all transistors in this circuit to minimize gate leakage. The circuit consumes 0.2nW in the resting state and 7nW in the tonic spiking state. The core analog portion of this power (excluding the digital spike output interface) is a small fraction of this overall power, and corresponds to an energy of less than 1pJ for each spike, comparable to the energy consumed by action potential generation in biophysical neurons.
The circuit occupies an estimated 2980µm 2 of which 2083µm 2 is occupied by the integration capacitors for the u and v circuits. Figure 4 shows the transient response to a step input current for various representative neuron types.
The circuit will be most sensitive to threshold voltage variations due to the exponential dependence of the current on gate voltage. It can be shown that the effect of mismatch in the four transistor translinear circuit causes a change in the slope in the u circuit. A mismatch in the v variable causes a change in the vertical position as well as the shape of the nullclines.
Based on [5] , the above variations can be compensated for by either changing the slope of the u equation or by changing the offset of the v circuit to get back the original dynamics. This will necessitate some form of calibration if precise dynamics from each neuron are desired.
The effect of thermal noise has been investigated in simulations and the effect is to cause a jitter in the timing of the output spikes as compared to the case without noise.
Conclusion
We implemented the efficient two state variable representation described in the Izhikevich neuron model in a compact circuit architecture in analog VLSI.
The high efficiency of the compact neural model and its low-energy realization in analog VLSI make the architecture suitable for integration with dense synaptic arrays, such as [3] , towards very large scale neuromorphic systems approaching the size and complexity of mammalian brain.
